A system of 110 high performance A/D converters, required for the Gammasphere Project at the Lawrence Berkeley Laboratory, is described. The ADCs are compact, linear (+0.006% integral, *0.5% differential), with a converjion deadtime of 6.5 ps and channel profile flatness of 50%. The converter is based on a new low power (0.25 W), low cost, monolithic high speed sampling ADC, exibiting a very high stability and no missing codes over the entire 16-bit range. Differential linearity was achieved by applying the "Gatti method", covering a 6-bit range. Measured data and methods of testing the ADC are also presented.
of detector signals include a fast, economical ADC, having a differential nonlinearity of 1% or better over the 13-bit range.
A number of commercially available ADCs meet some of the requirements (such as range, integral linearity, conversion rates, power consumption, size and cost). All of them exibit poor differential nonlinearity of 100% at best, far from the 1% goal. However, the nonlinearity can be reduced to the desired level by implementing the "Gatti method" [2] , also known as the sliding scale method, or "dithering". The basic idea of the method is to add to the analog input signal a voltage pedestal before each A/D conversion. The digital equivalent of the pedestal is later subtracted from the data before the readout. The pedestal magnitude is different for each conversion. Such an averaging, if performed over a sufficient portion of the ADC range, will reduce the differential nonlinearity to a desired level.
A new monolithic, low power 16-bit tracklhold ADC 
DESCRIPTION OF THE ADC
The ADC wa$ conceived as a complete, self-contained unit. All components are SMT, placed on one side of a small (Yx3") P.C. board. The other side has connecting pin strips for an easy detachment from the supporting mother-hoard.
The advantage of this approach is that all ADCs in the system are identical and thus interchangible. Also, maw production is simple and therefore less expensive in spite of the larger number of components per ADC. Isolation from sources of noise is improved and crosstalk between ADCs is reduced by keeping them separated. It is also believed that such a device can be used in many other applications where high performance and inexpensive ADCs are required.
A block diagram of the ADC is shown in Fig.1 . The ADC input, in a range from 0 to +10 V, brought from analog processing circuits, must be offset by an inverting amplifier in order to accomodate the AD7884 operating range of f5 V. A precision +5 V reference provides the voltage for adjustable offset and serves as an external reference supporting both AD7884 and a 12-bit DAC. Additional amplifiers (A1 through A4) serve as secondary reference source followers in order to keep the required voltage levels as rigid as pssible.
The ADC, when not busy, tracks the input signal all the time. A conversion starts upon the receipt of an external command, made to coincide with the peak of the ADC input signal. The data is presented to a 14-bit adder at the end of conversion. To the ADC data the contents of the 8-bit counter is added, in order to compensate for the equivalent analog offset provided by the DAC. The ui-state register data can be read out at any time by an external read command. The data is updated by each strobe pulse regardless of the read command timing. 
EVALUATION OF THE ADC
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F i g 3 Profiles of arbitrary channels 1, 2 and 3 obtained by scanning the ADC (resolution: 14 bits) with a DAC (Fig.3) . Curves a. obtained without dithering. exibit somewhat llatter top.
test system was set-up and made compatible with IBM AT processors via a Crate Controller and an Interface Card, respectively. A progr'm called VDIG, written specifically for such evaluations, was used. LSB calibration for the ADC set for a 16-bit resolution and 1OV input signal range is 152 pV. Due to internal noise generated by the samplelhold and the ADC sections, conversion of a D.C. signal is distributed over several ch'annels. Two distributions, one taken with rhe dithering and the other without it. arc shown in Fig.2 . Channel profiles were also measured by scanning the ADC input in small increments with thc D.C. output of a DAC. The results (Fig.3) show that h e ditlicring reduced only slightly the flatness of chaniiel profiles. 
IV.REDUCTION OF DIFFERENTIAL NONLINEARITY
The AD7884 ADC exhibits unusual differential nonlinearity patterns, as seen in a plot of first 2000 channels (the range was 13 bits, Fig.4) . Depending on the unit under test, the spikes may point in either direction. This kind of differential nonlinearity pattern is desirable, because much narrower dithering range is required to smooth down the spikes to a desired percentage. 
V. ADC PERFORMANCE AND CONCLUSIONS
Several ADCs were built and tested so far. All the tested units performed uniformly and very well. In addition to the tests described above, designed for evaluation of ADC characteristics, a number of real spectra was measured hy using an ORTECEGG, Inc. G'amrna'phere Detector Station.
A Co60 spectrum (Fig.5 ) was collected for a period of three days. The spectrum in Fig.6 , also collected over a three-day period. shows background radiation including traces of cont'aminating radioisotopes in the test area.
Differential nonlinearity of H . 4 2 (Fig.7) was measured with a ramp pulse generator. A photograph of the ADC is shown in Fig.%.   Fig.8 . All-SMT, 2"x3", three-layer P.C. board has all ADC components on one side. The middle layer is a solid ground plane.
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